Series resistance of self-aligned silicided source/drain structure
- 1 January 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 40 (1) , 197-206
- https://doi.org/10.1109/16.249444
Abstract
No abstract availableThis publication has 30 references indexed in Scilit:
- Asymmetrical halo source GOLD drain (HS-GOLD) deep sub-half micron n-MOSFET design for reliability and performancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A self-aligned elevated source/drain MOSFETIEEE Electron Device Letters, 1990
- On the calculation of specific contact resistivity onIEEE Transactions on Electron Devices, 1990
- A new MOSFET with large-tilt-angle implanted drain (LATID) structureIEEE Electron Device Letters, 1988
- Source—Drain contact resistance in CMOS with self-aligned TiSi2IEEE Transactions on Electron Devices, 1987
- The impact of gate-drain overlapped LDD (GOLD) for deep submicron VLSI'sPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- Elevated source/drain MOSFETPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- Boron, fluorine, and carrier profiles for B and BF2 implants into crystalline and amorphous SiJournal of Applied Physics, 1983
- Effectiveness of polycrystalline silicon diffusion sourcesApplied Physics Letters, 1983
- A transmission line model for silicided diffusions: Impact on the performance of VLSI circuitsIEEE Transactions on Electron Devices, 1982