Scaling up of wave pipelines
- 13 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 439-445
- https://doi.org/10.1109/icvd.2001.902697
Abstract
Wave pipelining is a technique of arranging synchronous logic circuits in a pipeline fashion based on delay balancing that allows clocking rate higher than that of well-known regular pipelining. In order to scale up wave-pipelined circuits in the trend of VLSI development toward tighter integration, firstly we investigate scale-dependent characteristics of those circuits with simple structure. It is shown that larger scale is more favorable in view of pipeline degree and vector-execution time. Secondly we explore multifunctional wave pipelines with considerable scales and complicated structures. A fully wave-pipelined structure is recommended to multifunctional circuits regarding software overheads and areas. Thirdly, we show the standard cell synthesis of a fully wave-pipelined scalar processing unit to demonstrate the practicality of wave pipelining multifunctional random logic circuits. By using 0.5-/spl mu/m CMOS technology, a scalar processing unit is implemented in a 2.3-mm/spl times/2.3-mm chip whose clock speed is estimated to be 1 GHz from circuit level simulation.Keywords
This publication has 7 references indexed in Scilit:
- Simultaneous gate sizing and placementIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2000
- Deep submicron microprocessor design issuesIEEE Micro, 1999
- Wave-pipelining: a tutorial and research surveyIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1998
- A joint gate sizing and buffer insertion method for optimizing delay and power in CMOS and BiCMOS combinational logicIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1998
- Will physical scalability sabotage performance gains?Computer, 1997
- Transistor sizing for low power CMOS circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1996
- Delay optimization of digital CMOS VLSI circuits by transistor reorderingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1995