Modeling the effect of back gate bias on the subthreshold behavior of a SiGe-channel SOI PMOS device