Model Checking Based on Sequential ATPG

This publication has 19 references indexed in Scilit:

• HITEC: a test generation package for sequential circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Sequential circuit test generation using dynamic state traversal
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Binary decision diagrams and beyond: enabling technologies for formal verification
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Combining partial order reductions with on-the-fly model-checking
  Formal Methods in System Design, 1996
• Symbolic Model Checking
  Published by Springer Nature ,1993
• Classification of faults in synchronous sequential circuits
  IEEE Transactions on Computers, 1993
• On the over-specification problem in sequential ATPG algorithms
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
• The multiple observation time test strategy
  IEEE Transactions on Computers, 1992
• Initializability consideration in sequential machine synthesis
  IEEE Transactions on Computers, 1992
• An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits
  IEEE Transactions on Computers, 1981