Test generation and three-state elements, buses, and bidirectionals

This publication has 9 references indexed in Scilit:

• Combinational profiles of sequential benchmark circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• SPLIT circuit model for test generation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Test pattern generation with restrictors
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Parallel pattern fast fault simulation for three-state circuits and bidirectional I/O
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• ATPG for ultra-large structured designs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• SOCRATES: a highly efficient automatic test pattern generation system
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
• On the Acceleration of Test Generation Algorithms
  IEEE Transactions on Computers, 1983
• Test Generation for Scan Design Circuits with Tri-State Modules and Bidirectional Terminals
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1983
• An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits
  IEEE Transactions on Computers, 1981