Variability in sub-100nm SRAM designs

This publication has 17 references indexed in Scilit:

• Review and future prospects of low-voltage RAM circuits
  IBM Journal of Research and Development, 2003
• A comprehensive MOSFET mismatch model
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Implications of fundamental threshold voltage variations for high-density SRAM and logic circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• An easy-to-use mismatch model for the MOS transistor
  IEEE Journal of Solid-State Circuits, 2002
• Modeling statistical dopant fluctuations in MOS transistors
  IEEE Transactions on Electron Devices, 1998
• Intrinsic MOSFET parameter fluctuations due to random dopant placement
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1997
• A CMOS mismatch model and scaling effects
  IEEE Electron Device Letters, 1997
• Statistical modeling of device mismatch for analog MOS integrated circuits
  IEEE Journal of Solid-State Circuits, 1992
• Characterisation and modeling of mismatch in MOS transistors for precision analog design
  IEEE Journal of Solid-State Circuits, 1986
• Worst-case static noise margin criteria for logic circuits and their mathematical equivalence
  IEEE Journal of Solid-State Circuits, 1983