Power minimization in IC design
- 1 January 1996
- journal article
- Published by Association for Computing Machinery (ACM) in ACM Transactions on Design Automation of Electronic Systems
- Vol. 1 (1) , 3-56
- https://doi.org/10.1145/225871.225877
Abstract
No abstract availableKeywords
This publication has 25 references indexed in Scilit:
- CMOS scaling for high performance and low power-the next ten yearsProceedings of the IEEE, 1995
- Simultaneous driver and wire sizing for performance and power optimizationIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994
- Low-power digital systems based on adiabatic-switching principlesIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994
- A Monte Carlo approach for power estimationIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1993
- Estimation of power dissipation in CMOS combinational circuits using Boolean function manipulationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- Multilevel logic synthesisProceedings of the IEEE, 1990
- CMOS Circuit Speed and Buffer OptimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Graph-Based Algorithms for Boolean Function ManipulationIEEE Transactions on Computers, 1986
- Logic Minimization Algorithms for VLSI SynthesisPublished by Springer Nature ,1984
- Controllability/observability analysis of digital circuitsIEEE Transactions on Circuits and Systems, 1979