A sub-nanosecond 0.5 μm 64 b adder design

This publication has 5 references indexed in Scilit:

• A dual floating point coprocessor with an FMAC architecture
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A 0.4 μm 1.4 ns 32b dynamic adder using non-precharge multiplexers and reduced precharge voltage technique
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A 1.5-ns 32-b CMOS ALU in double pass-transistor logic
  IEEE Journal of Solid-State Circuits, 1993
• A 200-MHz 64-b dual-issue CMOS microprocessor
  IEEE Journal of Solid-State Circuits, 1992
• High-Speed Binary Adder
  IBM Journal of Research and Development, 1981