On detecting single and multiple bridging faults in CMOS circuits using the current supply monitoring method
- 4 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- Extraction and simulation of realistic CMOS faults using inductive fault analysisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A universal test sequence for CMOS scan registersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The Meyer model revisited: why is charge not conserved? (MOS transistor)IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- A self-testing ALU using built-in current sensingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- On accuracy of switch-level modeling of bridging faults in complex gatesPublished by Association for Computing Machinery (ACM) ,1987
- Test Considerations for Gate Oxide Shorts in CMOS ICsIEEE Design & Test of Computers, 1986
- Transistor Level Test Generation for MOS CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- Testing for Bridging Faults (Shorts) in CMOS CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- Detection and Location of Input and Feedback Bridging Faults Among Input and Output LinesIEEE Transactions on Computers, 1980
- Bridging and Stuck-At FaultsIEEE Transactions on Computers, 1974