Performance Enhancement in Uniaxial Strained Silicon-on-Insulator N-MOSFETs Featuring Silicon–Carbon Source/Drain Regions
- 29 October 2007
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 54 (11) , 2910-2917
- https://doi.org/10.1109/ted.2007.906941
Abstract
We report the demonstration of a novel strained silicon-on-insulator N-MOSFET featuring silicon-carbon (Si1-yCy) source and drain (S/D) regions, tantalum nitride metal gate, and hafnium-aluminum oxide high-k gate dielectric. Due to the lattice mismatch between Si0.99C0.01 S/D stressors and Si, a lateral tensile strain is induced in the transistor channel, leading to substantial electron mobility enhancement. At a fixed OFF-state leakage of 100 nA/mum, the Sii-j/C1-yCy S/D N-MOSFET having a width of 4.7 mum achieves a drive current Josat enhancement of 16% over a control N-MOSFET. This iDsat enhancement, which is primarily attributed to strain-induced mobility improvement, is found to increase with decreasing gate length LG due to an increased strain level in the transistor channel as the Si1-yCy S/D stressors are placed in closer proximity. Slightly improved series resistance with Si1-yCy S/D regions in a strained N-MOSFET accounted for approximately 2% IDsat gain. In addition, a reduction of device width is found to reduce the drive current enhancement of the N-MOSFETs due to the presence of a transverse compressive strain in the transistor channel induced by the isolation regions.Keywords
This publication has 16 references indexed in Scilit:
- Enhancing CMOS transistor performance using lattice-mismatched materials in source/drain regionsSemiconductor Science and Technology, 2006
- Strained-SOI n-Channel Transistor With Silicon–Carbon Source/Drain Regions for Carrier Transport EnhancementIEEE Electron Device Letters, 2006
- Enhancing CMOS Transistor Performance Using Lattice-Mismatched Materials in Source/Drain RegionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Strained Silicon-Germanium-on-Insulator N-MOSFETs Featuring Lattice Mismatched Source/Drain Stressor and High-Stress Silicon Nitride LinerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Strained silicon NMOS with nickel-silicide metal gatePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Strained silicon MOSFET technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Dopant diffusion in C-doped Si and SiGe: physical model and experimental verificationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Subband structure engineering for performance enhancement of Si MOSFETsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Mechanical stress effect of etch-stop nitride and its impact on deep submicron transistor designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Accuracy of an effective channel length/External resistance extraction algorithm for MOSFET'sIEEE Transactions on Electron Devices, 1984