Synthesis of robust delay-fault-testable circuits: practice
- 1 March 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 11 (3) , 277-300
- https://doi.org/10.1109/43.124416
Abstract
The authors show how an orchestration of combinational synthesis for testability approaches can result in logic-level implementations of large integrated circuit designs that are completely robustly gate-delay-fault and path-delay-fault testable. For control portions of VLSI circuits, Boolean covering and algebraic factorization procedures that guarantee path-delay-fault testability are used, starting from a sum-of-products representation of a function. Hierarchical composition rules are used in the synthesis of regular structures occurring in data path portions, such as parity generators and arithmetic units. It is shown how test vectors to detect all path delay faults can be obtained as a by-product of the synthesis process. These techniques were used on circuits with over 5000 gates, and preliminary experimental results on a data encryption chip, a small microprocessor, and a speech recognition chip are presentedKeywords
This publication has 13 references indexed in Scilit:
- A method of delay fault test generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On the design of robust testable CMOS combinational logic circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Testability-preserving circuit transformationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Synthesis of robust delay-fault-testable circuits: theoryIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- A VLSI wordprocessing subsystem for a real time large vocabulary continuous speech recognition systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- Design of multioutput CMOS combinational logic circuits for robust testabilityIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- MIS: A Multiple-Level Logic Optimization SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Multiple-Valued Minimization for PLA OptimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Diagnosis & Reliable Design of Digital SystemsPublished by Springer Nature ,1976
- On Finding a Nearly Minimal Set of Fault Detection Tests for Combinational Logic NetsIEEE Transactions on Electronic Computers, 1966