Mapping a high-speed wireless communication function to the reconfigurable J-platform
- 7 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
We map a software radio function to a coarse grain platform, namely the J-platform. In our previous work the J-platform was based on two types of cells, namely the MA PLUS, which is an enhanced multiply-add cell, and the UNL, a Universal NonLinear cell. We introduce one more cell, namely the DF cell, which is a Data Fabric cell. These three cells account for the versatility of the approach and provide an unprecedented capability for coarse-grain reconfigurable computing. Although the applications range from FIR filtering of images and video to large-scale inverse problems, and from reconstruction of computerized tomography images to color conversion of video from the RGB to HSI domain, we present a new type of application, namely a computation intensive function of software radio. Specifically, we discuss very high "spur free dynamic range (SFDR)" interpolation for sample rate conversion in IF band. The high SFDR values, up to 130 dB, are achieved through a new family of interpolation filters as proposed in the paper. Significant improvement in both performance and design time is thereby achieved.Keywords
This publication has 11 references indexed in Scilit:
- Hardware implementation of a nonlinear processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Rapid system prototyping for high performance reconfigurable computingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Floating-point nonlinear DSP coprocessor cell-two cycle chipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Image processing using a universal nonlinear cellPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Rapid prototyping of parallel processing systems on TESH networkPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Real-time prototyping in microprocessor/accelerator symbiosisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Nonlinear DSP coprocessor cells-one and two cycle chipsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Rapid System Prototyping for High Performance Reconfigurable ComputingDesign Automation for Embedded Systems, 2000
- New ProductsIEEE Signal Processing Magazine, 1996
- An architecture for WSI rapid prototypingComputer, 1992