Accurate layout area and delay modeling for system level design
- 1 January 1992
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The problem of estimating design quality measures to accurately reflect design tradeoffs and efficiently explore the design space is discussed. Specifically, interest is centered on predicting the layout area and delay of a given structural RT level design. Clearly, current RT level cost measures are highly simplified and do not reflect the real physical design. In order to establish a more realistic assessment of layout effects, a layout model which accurately and efficiently accounts for the effects of wiring and floorplanning on the area and performance layout of RT level designs is proposed. Benchmarking has shown that this model is quite accurate.Keywords
This publication has 14 references indexed in Scilit:
- A new area and shape function estimation technique for VLSI layoutsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Combined topological and functionality based delay estimation using at layout-driven approach for high level applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Timing models for high-level synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- System specification and synthesis with the SpecCharts languagePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Layout-area models for high-level synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- LAST: a layout area and shape function estimator for high level applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Analysis and design of latch-controlled synchronous digital circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Techniques for area estimation of VLSI layoutsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- MIS: A Multiple-Level Logic Optimization SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Signal Delay in RC Tree NetworksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981