Spacer FinFET: nanoscale double-gate CMOS technology for the terabit era

This publication has 8 references indexed in Scilit:

• Complementary silicide source/drain thin-body MOSFETs for the 20 nm gate length regime
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Sub-50 nm P-channel FinFET
  IEEE Transactions on Electron Devices, 2001
• Patterning sub-30-nm MOSFET gate with i-line lithography
  IEEE Transactions on Electron Devices, 2001
• FinFET-a self-aligned double-gate MOSFET scalable to 20 nm
  IEEE Transactions on Electron Devices, 2000
• Ultrathin-body SOI MOSFET for deep-sub-tenth micron era
  IEEE Electron Device Letters, 2000
• Exposure of 38 nm period grating patterns with extreme ultraviolet interferometric lithography
  Applied Physics Letters, 1999
• Nanoscale CMOS
  Proceedings of the IEEE, 1999
• Selective chemical etching of polycrystalline SiGe alloys with respect to Si and SiO2
  Journal of Electronic Materials, 1992