SEU critical charge and sensitive area in a submicron CMOS technology

This publication has 13 references indexed in Scilit:

• Observations Of Single-event Upset And Multiple-bit Upset In Non-hardened High-density SRAMs In The TOPEX/ Poseidon Orbit
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Upset hardened memory design for submicron CMOS technology
  IEEE Transactions on Nuclear Science, 1996
• Impact of technology trends on SEU in CMOS SRAMs
  IEEE Transactions on Nuclear Science, 1996
• Single event upset at ground level
  IEEE Transactions on Nuclear Science, 1996
• Device simulation of charge collection and single-event upset
  IEEE Transactions on Nuclear Science, 1996
• Modeling the cosmic-ray-induced soft-error rate in integrated circuits: An overview
  IBM Journal of Research and Development, 1996
• Critical charge concepts for CMOS SRAMs
  IEEE Transactions on Nuclear Science, 1995
• Single-event-induced charge collection and direct channel conduction in submicron MOSFETs
  IEEE Transactions on Nuclear Science, 1994
• Single-event charge enhancement in SOI devices
  IEEE Electron Device Letters, 1990
• Mixed-mode PISCES-SPICE coupled circuit and device solver
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988