Macro-testability and the VSP
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 739-748
- https://doi.org/10.1109/test.1990.114090
Abstract
The authors describe a design-for-testability scheme and test generation for a digital video signal processing IC. The video signal processor (VSP) IC has an advanced multiprocessor architecture and is capable of executing 1400 MOPS (million operations per second) at an operating frequency of 27 MHz. The testability scheme developed makes full use of the macro-test concept. Several new methods for enhancing the macro-test concept are described. The testability scheme is shown to be efficient in terms of test costs and area overhead and is also scalable to the next generation of VSP ICs.<>Keywords
This publication has 13 references indexed in Scilit:
- A testability strategy for silicon compilersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A general-purpose video signal processor: architecture and programmingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 27 MHz Programmable Module for VSPPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- New programmable delay elementElectronics Letters, 1989
- A general-purpose programmable video signal processorIEEE Transactions on Consumer Electronics, 1989
- A programmable 1400 MOPS video signal processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- A techno-economic assessment of application-specific integrated circuits: Current status and future trendsProceedings of the IEEE, 1987
- Macro Testing: Unifying IC And Board TestIEEE Design & Test of Computers, 1986
- Inductive Fault Analysis of MOS Integrated CircuitsIEEE Design & Test of Computers, 1985
- Design for testability—A surveyProceedings of the IEEE, 1983