An optimal scheduling algorithm for testing interconnect using boundary scan

This publication has 11 references indexed in Scilit:

• Testing of glue logic interconnects using boundary scan architecture
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A unified theory for designing optimal test generation and diagnosis algorithms for board interconnects
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Tradeoff decisions made for a P1149.1 controller design (ATE)
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A new framework for analyzing test generation and diagnosis algorithms for wiring interconnects
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Testing and diagnosis of interconnects using boundary scan architecture
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• The impact of boundary scan on board test
  IEEE Design & Test of Computers, 1989
• A universal test and maintenance controller for modules and boards
  IEEE Transactions on Industrial Electronics, 1989
• A methodology for the design of hierarchically testable and maintainable digital systems
  Published by American Institute of Aeronautics and Astronautics (AIAA) ,1988
• Electronic Chip-In-Place Test
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1982
• Testing for Faults in Wiring Networks
  IEEE Transactions on Computers, 1974