3 Gb/s AC Coupled Chip-to-Chip Communication Using a Low Swing Pulse Receiver
- 27 December 2005
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 41 (1) , 287-296
- https://doi.org/10.1109/jssc.2005.859881
Abstract
A 120-mV/sub ppd/ low swing pulse receiver is presented for AC coupled interconnect (ACCI). Using this receiver, 3Gb/s chip-to-chip communication is demonstrated through a wire-bonded ACCI channel with 150-fF coupling capacitors, across 15-cm FR4 microstrip lines. A test chip was fabricated in TSMC 0.18-/spl mu/m CMOS technology and the driver and pulse receiver dissipate 15-mW power per I/O at 3 Gb/s, with a bit error rate less than 10/sup -12/. First-time demonstration of a flip-chip ACCI is also presented, with both the AC and DC connections successfully integrated between the flipped chip and the multichip module (MCM) substrate by using the buried bump technology. For the flip-chip ACCI, 2.5 Gb/s/channel communication is demonstrated across 5.6 cm of transmission line on a MCM substrate.Keywords
This publication has 14 references indexed in Scilit:
- 3 Gb/s AC Coupled Chip-to-Chip Communication Using a Low Swing Pulse ReceiverIEEE Journal of Solid-State Circuits, 2005
- Buried Bump and AC Coupled Interconnection TechnologyIEEE Transactions on Advanced Packaging, 2004
- 1.27Gb/s/pin 3mW/pin wireless superconnect (WSC) interface schemePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- 4 Gbps high-density AC coupled interconnectionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Vertical signal transmission in three-dimensional integrated circuits by capacitive couplingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Issues with fine pitch bumping and assemblyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Low-power area-efficient high-speed I/O circuit techniquesIEEE Journal of Solid-State Circuits, 2000
- An all-analog multiphase delay-locked loop using a replica delay line for wide-range operation and low-jitter performanceIEEE Journal of Solid-State Circuits, 2000
- High-speed electrical signaling: overview and limitationsIEEE Micro, 1998
- A semidigital dual delay-locked loopIEEE Journal of Solid-State Circuits, 1997