InP/SiO2 MIS structure
- 1 November 1976
- journal article
- research article
- Published by AIP Publishing in Journal of Applied Physics
- Vol. 47 (11) , 4949-4951
- https://doi.org/10.1063/1.322500
Abstract
Metal‐insulator‐semiconductor (MIS) structures were produced by the pyrolitic deposition of SiO2 on InP. The insulating layers were hard and glasslike with a room‐temperature resistivity ≳1015 Ω cm at a field of 106 V/cm. Breakdown field strengths are typically between 5×106 and 107 V/cm. The electrical properties of the InP‐SiO2 interface were found to exhibit a strong dependence on the SiO2 deposition process parameters. For optimum conditions capacitance/voltage (C/V) measurements suggest that the average interface state density is ∼2×1011 cm−2 eV−1 with flat band occurring at a gate voltage of approximately −0.1 V. Triangular waveform bias sweep frequencies of ≲10−3 Hz are required to attain equilibrium C/V conditions.This publication has 8 references indexed in Scilit:
- An InP MIS diodeApplied Physics Letters, 1976
- InP Schottky-gate field-effect transistorsIEEE Transactions on Electron Devices, 1975
- The Mos/InP interfaceC R C Critical Reviews in Solid State Sciences, 1975
- Cadmium-doped indium-phosphide light-emitting diodeElectronics Letters, 1972
- High-efficiency microwave generation in InPElectronics Letters, 1972
- EFFICIENT ELECTROLUMINESCENCE FROM InP DIODES GROWN BY LIQUID-PHASE EPITAXYApplied Physics Letters, 1970
- Three-level oscillator: a new form of transferred-electron deviceElectronics Letters, 1970
- An investigation of surface states at a silicon/silicon oxide interface employing metal-oxide-silicon diodesSolid-State Electronics, 1962