Comparison of DMOS/IGBT-compatible high-voltage termination structures and passivation techniques

This publication has 17 references indexed in Scilit:

• Novel planar junction termination technique for high voltage power devices
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• High-voltage planar devices using field plate and semi-resistive layers
  IEEE Transactions on Electron Devices, 1991
• Vergleich verschiedener planarer Passivierungstechniken für Halbleiterleistungsbauelemente
  Electrical Engineering, 1989
• Interface effects of SIPOS passivation
  IEEE Transactions on Electron Devices, 1986
• High-voltage planar structure using SiO₂-SIPOS-SiO₂film
  IEEE Electron Device Letters, 1985
• Characterisation and modelling of SIPOS on silicon high-voltage devices
  IEE Proceedings I Solid State and Electron Devices, 1985
• Blocking capability of planar devices with field limiting rings
  Solid-State Electronics, 1983
• High voltage thin layer devices (RESURF devices)
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1979
• Highly reliable high-voltage transistors by use of the SIPOS process
  IEEE Transactions on Electron Devices, 1976
• Surface breakdown in silicon planar diodes equipped with field plate
  Solid-State Electronics, 1972