Thermal management of a C4/ceramic-ball-grid array: the Motorola PowerPC 603/sup TM/ and PowerPC 604/sup TM/ RISC microprocessors
- 24 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- Controlled collapse chip connection (C4)-an enabling technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A hi-density C4/CBGA interconnect technology for a CMOS microprocessorIEEE Transactions on Components, Packaging, and Manufacturing Technology: Part B, 1996
- Thermal modeling and experimental characterization of the C4/surface-mount-array interconnect technologiesIEEE Transactions on Components, Packaging, and Manufacturing Technology: Part A, 1995
- theta /sub jc/ characterization of chip packages-justification, limitations, and futureIEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1989
- Package thermal resistance model: dependency on equipment designIEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1988