Dual-gate SOI CMOS technology by local overgrowth (LOG)
- 13 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 134-135
- https://doi.org/10.1109/soi.1989.69802
Abstract
Form only given. A dual-gate CMOS process with excellent device performance is discussed. The low parasitics of SOI devices can be obtained without the penalty of degraded channel mobility that is often observed in zone melting recrystallized (ZMR) material. Low mask count, reduced diffusion times compared to bulk CMOS processing, and excellent planarity enable further stacking or multilayer metallization. Interconnect complexity is greatly simplified by vertical vias to the substrate, providing one power bus. The process gets simpler as device dimensions are scaled down Author(s) Zingg, R.P. Inst. for Microelectron., Stuttgart, West Germany Hofflinger, B. ; Neudeck, G.W.Keywords
This publication has 7 references indexed in Scilit:
- Thinning techniques for 1 mu m ELO-SOIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Thin-film SOI devices: A perspectiveMicroelectronic Engineering, 1988
- Hot-electron effects in Silicon-on-insulator n-channel MOSFET'sIEEE Transactions on Electron Devices, 1987
- Epitaxial Lateral Overgrowth of Silicon over Steps of Thick SiO2Journal of the Electrochemical Society, 1986
- Three-dimensional IC trendsProceedings of the IEEE, 1986
- SOI by CVD: Epitaxial Lateral Overgrowth (ELO) process—ReviewJournal of Crystal Growth, 1983
- A high density CMOS inverter with stacked transistorsIEEE Electron Device Letters, 1981