Fault tolerant VLSI systems
- 1 May 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Proceedings of the IEEE
- Vol. 81 (5) , 745-758
- https://doi.org/10.1109/5.220905
Abstract
No abstract availableKeywords
This publication has 24 references indexed in Scilit:
- Compiler-assisted synthesis of algorithm-based checking in multiprocessorsIEEE Transactions on Computers, 1990
- Fault Tolerance Techniques for Array Structures Used in SupercomputingComputer, 1986
- A Multivalued Algebra For Modeling Physical Failures in MOS VLSI CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Fault-Tolerant Semiconductor MemoriesComputer, 1984
- Fault Modeling for Digital MOS Integrated CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1984
- Algorithm-Based Fault Tolerance for Matrix OperationsIEEE Transactions on Computers, 1984
- The Diogenes Approach to Testable Fault-Tolerant Arrays of ProcessorsIEEE Transactions on Computers, 1983
- Concurrent Error Detection in ALU's by Recomputing with Shifted OperandsIEEE Transactions on Computers, 1982
- Fault Tolerance of a General Purpose Computer Implemented by Very Large Scale IntegrationIEEE Transactions on Computers, 1980
- Fault Detection Capabilities of Alternating LogicIEEE Transactions on Computers, 1978