A GaAs 32-bit adder

This publication has 9 references indexed in Scilit:

• A sub-nanosecond 0.5 μm 64 b adder design
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A 0.4 μm 1.4 ns 32b dynamic adder using non-precharge multiplexers and reduced precharge voltage technique
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A 64-bit carry look ahead adder using pass transistor BiCMOS gates
  IEEE Journal of Solid-State Circuits, 1996
• A 1.5-ns 32-b CMOS ALU in double pass-transistor logic
  IEEE Journal of Solid-State Circuits, 1993
• High speed primitives of hardware accelerators for DSP in GaAs technology
  IEE Proceedings G Circuits, Devices and Systems, 1992
• Speed-area-power optimization for DCFL and SDCFL class of logic using ring notation
  Microprocessing and Microprogramming, 1991
• Fast area-efficient VLSI adders
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1987
• A Regular Layout for Parallel Adders
  IEEE Transactions on Computers, 1982
• A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations
  IEEE Transactions on Computers, 1973