Automated logic synthesis of random pattern testable circuits
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 16 references indexed in Scilit:
- Synthesis of pseudo-random pattern testable designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Methodology for efficiently inserting and condensing test pointsIEE Proceedings E Computers and Digital Techniques, 1993
- The testability-preserving concurrent decomposition and factorization of Boolean expressionsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- Automatic test point insertion for pseudo-random testingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- Improved techniques for estimating signal probabilitiesIEEE Transactions on Computers, 1989
- MIS: A Multiple-Level Logic Optimization SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- A dynamic programming approach to the test point insertion problemPublished by Association for Computing Machinery (ACM) ,1987
- DAGON: technology binding and local optimization by DAG matchingPublished by Association for Computing Machinery (ACM) ,1987
- Monte-Carlo algorithms for enumeration and reliability problemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- Random-Pattern Coverage Enhancement and Diagnosis for LSSD Logic Self-TestIBM Journal of Research and Development, 1983