A Survey of Optimization Techniques Targeting Low Power VLSI Circuits
- 1 December 1995
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Proceedings of the 39th conference on Design automation - DAC '02
Abstract
No abstract availableThis publication has 29 references indexed in Scilit:
- SYCLOP: synthesis of CMOS logic for low power applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Retiming sequential circuits for low powerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Behavioral synthesis for low powerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Extracting local don't cares for network optimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An ILP formulation for low power based on minimizing switched capacitance during data path allocationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Optimization of combinational and sequential logic circuits for low power using precomputationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Techniques for the power estimation of sequential logic circuits under user-specified input sequences and programsPublished by Association for Computing Machinery (ACM) ,1995
- A survey of power estimation techniques in VLSI circuitsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994
- Power and performance simulator: ESP and its application for 100 MIPS/W class RISC designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1994
- On average power dissipation and random pattern testability of CMOS combinational logic networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992