A new test generation method for sequential circuits
- 10 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- Combinational profiles of sequential benchmark circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The BACK algorithm for sequential test generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A new test generation method for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- HITEC: a test generation package for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Functional test generation for finite state machinesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Test generation for sequential circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- An effective test generation system for sequential circuitsPublished by Association for Computing Machinery (ACM) ,1986
- An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic CircuitsIEEE Transactions on Computers, 1981
- A Nine-Valued Circuit Model for Test GenerationIEEE Transactions on Computers, 1976
- Diagnosis of Automata Failures: A Calculus and a MethodIBM Journal of Research and Development, 1966