Concurrent interleaving architectures for high-throughput channel coding
- 22 December 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 2, 613
- https://doi.org/10.1109/icassp.2003.1202441
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- A scalable system architecture for high-throughput turbo-decodersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Parallel interleaving on parallel DSP architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Enabling high-speed turbo-decoding through concurrent interleavingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Synthesis of interconnection networks: A novel approachPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Parallel turbo coding interleavers: avoiding collisions in accesses to storage elementsElectronics Letters, 2002