A scalable system architecture for high-throughput turbo-decoders

This publication has 6 references indexed in Scilit:

• Map channel decoding: Algorithm and VLSI architecture
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Networks on chips: a new SoC paradigm
  Computer, 2002
• Parallel turbo coding interleavers: avoiding collisions in accesses to storage elements
  Electronics Letters, 2002
• Energy efficient data transfer and storage organization for a MAP turbo decoder module
  Published by Association for Computing Machinery (ACM) ,1999
• Rethinking deep-submicron circuit design
  Computer, 1999
• Optimal and sub‐optimal maximum a posteriori algorithms suitable for turbo decoding
  European Transactions on Telecommunications, 1997