Current vs. logic testability of bridges in scan chains
- 31 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 392-396
- https://doi.org/10.1109/etc.1993.246581
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- CURRENT VS. LOGIC TESTING OF GATE OXIDE SHORT, FLOATING GATE AND BRIDGING FAILURES IN CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Electrical properties and detection methods for CMOS IC defectsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- CMOS bridging fault detectionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Bridging defects resistance measurements in a CMOS processPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- A CMOS fault extractor for inductive fault analysisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their TestabilityIEEE Transactions on Computers, 1980