Creating small fault dictionaries [logic circuit fault diagnosis]
- 1 March 1999
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 18 (3) , 346-356
- https://doi.org/10.1109/43.748164
Abstract
Diagnostic fault simulation can generate enormous amounts of data. The techniques used to manage this data can have significant effect on the outcome of the fault diagnosis procedure. We first demonstrate that if information is removed from a fault dictionary, its ability to diagnose unmodeled faults may be severely curtailed even if dictionary quality metrics remain unaffected; we, therefore, focus on methods for producing small, lossless dictionaries, We present a new dictionary organization based on error sets, which is amenable to standard data-compression techniques. We compare several dictionary organizations and the effect of standard data-compression techniques on each of them. An appropriate organization and encoding makes dictionary-based diagnosis practical for very large circuitsKeywords
This publication has 17 references indexed in Scilit:
- Fault Model Evolution For Diagnosis: Accuracy vs PrecisionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Carafe: an inductive fault analysis tool for CMOS VLSI circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Fault dictionary compression and equivalence class computation for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Full fault dictionary storage based on labeled tree encodingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- HITEC: a test generation package for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On the decline of testing efficiency as fault coverage approaches 100%Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Diagnosing realistic bridging faults with single stuck-at informationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1998
- Test pattern generation using Boolean satisfiabilityIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- On the generation of small dictionaries for fault locationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Physically realistic fault models for analog CMOS neural networksIEEE Journal of Solid-State Circuits, 1991