Diagnosing realistic bridging faults with single stuck-at information
- 1 March 1998
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 17 (3) , 255-268
- https://doi.org/10.1109/43.700723
Abstract
No abstract availableThis publication has 26 references indexed in Scilit:
- Diagnostic Fault Simulation of Sequential CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Fault dictionary compression and equivalence class computation for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Biased voting: A method for simulating CMOS bridging faults in the presence of variable gate logic thresholdsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Diagnosing CMOS bridging faults with stuck-at fault dictionariesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Logic testing of bridging faults in CMOS integrated circuitsIEEE Transactions on Computers, 1998
- An algorithm for diagnosing two-line bridging faults in combinational circuitsPublished by Association for Computing Machinery (ACM) ,1993
- Test pattern generation using Boolean satisfiabilityIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- Diagnosis oriented test pattern generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- Inductive Fault Analysis of MOS Integrated CircuitsIEEE Design & Test of Computers, 1985
- Bridging and Stuck-At FaultsIEEE Transactions on Computers, 1974