The superthreaded processor architecture
- 1 January 1999
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 48 (9) , 881-902
- https://doi.org/10.1109/12.795219
Abstract
The common single-threaded execution model limits processors to exploiting only the relatively small amount of instruction-level parallelism that is available in application programs. The superthreaded processor, on the other hand, is a concurrent multithreaded architecture (CMA) that can exploit the multiple granularities of parallelism that are available in general-purpose application programs. Unlike other CMAs that rely primarily on hardware for run-time dependence detection and speculation, the superthreaded processor combines compiler-directed thread-level speculation of control and data dependences with run-time data dependence verification hardware. This hybrid of a superscalar processor and a multiprocessor-on-a-chip can utilize many of the existing compiler techniques used in traditional parallelizing compilers developed for multiprocessors. Additional unique compiler techniques, such as the conversion of data speculation into control speculation, are also introduced to generate the superthreaded code and to enhance the parallelism between threads. A detailed execution-driven simulator is used to evaluate the performance potential of this new architecture. It is found that a superthreaded processor can achieve good performance on complex application programs through this close coupling of compile-time and run-time informationKeywords
This publication has 12 references indexed in Scilit:
- An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple ThreadsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- The Expandable Split Window Paradigm for Exploiting Fine-grain ParallelismPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Enhanced Modulo Scheduling For Loops With Conditional BranchesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- The superthreaded architecture: thread pipelining with run-time data dependence checking and control speculationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An efficient strategy for developing a simulator for a novel concurrent multithreaded processor architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Performance study of a concurrent multithreaded processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Trace processors: moving to fourth-generation microarchitecturesComputer, 1997
- The M-Machine multicomputerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1995
- Statement Re-ordering for DOACROSS LoopsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1994
- High-bandwidth data memory systems for superscalar processorsPublished by Association for Computing Machinery (ACM) ,1991