Testing of static random access memories by monitoring dynamic power supply current
- 1 August 1992
- journal article
- Published by Springer Nature in Journal of Electronic Testing
- Vol. 3 (3) , 265-278
- https://doi.org/10.1007/bf00134735
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- Built-in current testing-feasibility studyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- CMOS bridging fault detectionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Technology 1991: the main event 64 Mb RAMIEEE Spectrum, 1991
- Soft-defect detection (SDD) technique for a high-reliability CMOS SRAMIEEE Journal of Solid-State Circuits, 1990
- Realistic fault modeling for VLSI testingPublished by Association for Computing Machinery (ACM) ,1987
- A March Test for Functional Faults in Semiconductor Random Access MemoriesIEEE Transactions on Computers, 1981
- Test Procedures for a Class of Pattern-Sensitive Faults in Semiconductor Random-Access MemoriesIEEE Transactions on Computers, 1980
- Efficient Algorithms for Testing Semiconductor Random-Access MemoriesIEEE Transactions on Computers, 1978
- Diagnosis & Reliable Design of Digital SystemsPublished by Springer Nature ,1976
- Detection oF Pattern-Sensitive Faults in Random-Access MemoriesIEEE Transactions on Computers, 1975