A fault simulation method based on stem regions
- 6 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 6 references indexed in Scilit:
- A reconvergent fanout analysis for efficient exact fault simulation of combinational circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Reconvergent fanout analysis and fault simulation complexity of combinational circuitsElectronics Letters, 1987
- Accelerated Fault Simulation and Fault Grading in Combinational CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Critical Path Tracing - An Alternative to Fault SimulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- An Algorithm for the Generation of Test Sets for Combinational Logic NetworksIEEE Transactions on Computers, 1975
- A Deductive Method for Simulating Faults in Logic CircuitsIEEE Transactions on Computers, 1972