Effects of flash EEPROM floating gate morphology on electrical behavior of fast programming bits

This publication has 11 references indexed in Scilit:

• Thickness scaling limitation factors of ONO interpoly dielectric for nonvolatile memory devices
  IEEE Transactions on Electron Devices, 1996
• A 5 V-compatible flash EEPROM cell with microsecond programming time for embedded memory applications
  IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part A, 1994
• Erratic Erase In ETOX/sup TM/ Flash Memory Array
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1993
• A novel cell structure suitable for a 3 volt operation, sector erase flash memory
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1992
• Polysilicon encapsulated local oxidation
  IEEE Electron Device Letters, 1991
• The role of electron trap creation in enhanced hot-carrier degradation during AC stress (n-channel MOSFET)
  IEEE Electron Device Letters, 1990
• A 90-ns one-million erase/program cycle 1-Mbit flash memory
  IEEE Journal of Solid-State Circuits, 1989
• Corner-field induced drain leakage in thin oxide MOSFETs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1987
• A reliable approach to charge-pumping measurements in MOS transistors
  IEEE Transactions on Electron Devices, 1984
• Fowler-Nordheim Tunneling into Thermally Grown SiO2
  Journal of Applied Physics, 1969