DC and AC performance analysis of 25 nm symmetric/asymmetric double-gate, back-gate and bulk CMOS

This publication has 12 references indexed in Scilit:

• Sub-60 nm physical gate length SOI CMOS
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• 100 nm gate length high performance/low power CMOS transistor structure
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A 1.2V, sub-0.09 μm gate length CMOS technology
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Design and performance considerations for sub-0.1 μm double-gate SOI MOSFET'S
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• 25 nm CMOS design considerations
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Self-aligned (top and bottom) double-gate MOSFET with a 25 nm thick silicon channel
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Nanoscale CMOS
  Proceedings of the IEEE, 1999
• A New Scaling Methodology For The 0.1 - 0.025/spl mu/m MOSFET
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1993
• Monte Carlo simulation of a 30 nm dual-gate MOSFET: how short can Si go?
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1992
• Finite-Element Analysis of Semiconductor Devices: The FIELDAY Program
  IBM Journal of Research and Development, 1981