3-GHz Silicon Photodiodes Integrated in a 0.18-$\mu$m CMOS Technology

31 October 2008

journal article
research article
Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Photonics Technology Letters

Vol. 20 (24) , 2069-2071
https://doi.org/10.1109/lpt.2008.2006404

Abstract

A new PIN photodiode (PD) structure with deep n-well (DNW) fabricated in an epitaxial substrate complementary metal-oxide-semiconductor (epi-CMOS) process is presented. The DNW buried inside the epitaxial layer intensifies the electric field deep inside the epi-layer significantly, and helps the electrons generated inside the epi-layer to drift faster to the cathode. Therefore, this new structure reduces the carrier transit time and enhances the PD bandwidth. A PD with an area of 70 times 70 mum² fabricated in a 0.18-mum epi-CMOS achieves 3-dB bandwidth of 3.1 GHz in the small signal and 2.6 GHz in the large signal, both with a 15-V bias voltage and 850-nm optical illumination. The responsivity is measured 0.14 A/W, corresponding to a quantum efficiency of 20%, at low bias. The responsivity increases to 0.4 A/W or 58% quantum efficiency at 16.2-V bias in the avalanche mode.

Keywords

This publication has 13 references indexed in Scilit:

A High-Speed and High-Responsivity Photodiode in Standard CMOS Technology
IEEE Photonics Technology Letters, 2007
Ge-on-Si vertical incidence photodiodes with 39-GHz bandwidth
IEEE Photonics Technology Letters, 2005
High-speed lateral polysilicon photodiode in standard CMOS technology
Published by Institute of Electrical and Electronics Engineers (IEEE) ,2004
CMOS-compatible high-speed planar silicon photodiodes fabricated on SOI substrates
IEEE Journal of Quantum Electronics, 2002
A high-speed, high-sensitivity silicon lateral trench photodetector
IEEE Electron Device Letters, 2002
Monolithic high-speed CMOS-photoreceiver
IEEE Photonics Technology Letters, 1999
Design and implementation of high-speed planar Si photodiodes fabricated on SOI substrates
IEEE Journal of Quantum Electronics, 1999
1-Gb/s integrated optical detectors and receivers in commercial CMOS technologies
IEEE Journal of Selected Topics in Quantum Electronics, 1999
Minority-carrier transport parameters in heavily doped p-type silicon at 296 and 77 K
IEEE Transactions on Electron Devices, 1993
Modeling and measurement of minority-carrier lifetime versus doping in diffused layers of n⁺-p silicon diodes
IEEE Transactions on Electron Devices, 1982