Comparing topological, symbolic and GA-based ATPGs: an experimental approach
- 1 January 1996
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 12 references indexed in Scilit:
- Combinational profiles of sequential benchmark circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Logic verification using binary decision diagrams in a logic synthesis environmentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- HITEC: a test generation package for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Shared binary decision diagram with attributed edges for efficient Boolean function manipulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Advanced techniques for GA-based sequential ATPGsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1996
- An automatic test pattern generator for large sequential circuits based on Genetic AlgorithmsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1994
- Sequential circuit test generation in a genetic algorithm frameworkPublished by Association for Computing Machinery (ACM) ,1994
- Redundancy identification/removal and test generation for sequential circuits using implicit state enumerationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- CRIS: A test cultivation program for sequential VLSI circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- On the Acceleration of Test Generation AlgorithmsIEEE Transactions on Computers, 1983