Comparison of binary and multivalued ICs according to VLSI criteria

1 April 1988

journal article
Published by Institute of Electrical and Electronics Engineers (IEEE) in Computer

Vol. 21 (4) , 28-42
https://doi.org/10.1109/2.49

Abstract

The authors compare the performance of two-valued and m-valued ICs for MOS and bipolar technologies according to speed, chip area, and power dissipation. They present the basic concepts and the basic types of m-valued circuits that make a serious comparison possible. They cover Post algebra and m-valued circuitry, m-valued current-mode circuits, and m-valued memory cells.

Keywords

This publication has 11 references indexed in Scilit:

A 16-level/cell dynamic memory
IEEE Journal of Solid-State Circuits, 1987
Realization of quaternary logic circuits by n-channel MOS devices
IEEE Journal of Solid-State Circuits, 1986
Characteristics of Prototype CMOS Quaternary Logic Encoder-Decoder Circuits
IEEE Transactions on Computers, 1986
A 256K HCMOS ROM using a four-state cell approach
IEEE Journal of Solid-State Circuits, 1985
Multiple-Valued Logic—its Status and its Future
IEEE Transactions on Computers, 1984
A four-state ROM using multilevel process technology
IEEE Journal of Solid-State Circuits, 1984
A 4-valued ECL encoder and decoder circuit
IEEE Journal of Solid-State Circuits, 1982
High Density Integrated Computing Circuitry with Multiple Valued Logic
IEEE Journal of Solid-State Circuits, 1980
Threshold I/sup 2/L and its applications to binary symmetric functions and multivalued logic
IEEE Journal of Solid-State Circuits, 1977
Equivalence and Transformations for Post Multivalued Algebras
IEEE Transactions on Computers, 1974