Investigation and Modeling of Interface and Bulk Trap Generation During Negative Bias Temperature Instability of p-MOSFETs
- 24 August 2004
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 51 (9) , 1371-1379
- https://doi.org/10.1109/ted.2004.833592
Abstract
Negative bias temperature instability is studied in thick and thin gate oxide p-MOSFETs. The relative contributions of interface- and bulk-trap generation to this device degradation mode are analyzed for a wide range of stress bias and stress temperature. The effects of gate voltage and oxide field, as well as those of inversion layer holes, impact ionized hot holes, and hot electrons on interface- and bulk-trap generation, are identified. The bulk-trap generation process is interpreted within the modified anode-hole injection model and the mechanism of interface-trap generation is modeled within the framework of the classical reaction-diffusion theory. The diffusion species for interface-trap generation is unambiguously identified. Moreover, a high-temperature, diffusion-triggered, enhanced interface-trap generation mechanism is discussed for thin gate oxide p-MOSFETs. Finally, a novel scaling methodology is proposed for interface-trap generation that helps in obtaining a simple, analytical model useful for reliability projection.Keywords
This publication has 31 references indexed in Scilit:
- A comprehensive framework for predictive modeling of negative bias temperature instabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Two concerns about NBTI issue: gate dielectric scaling and increasing gate currentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- NBTI impact on transistor and circuit: models, mechanisms and scaling effects [MOSFETs]Published by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Dynamic NBTI of PMOS transistors and its impact on device lifetimePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- NBTI mechanism in ultra-thin gate dielectric - nitrogen-originated mechanism in SiONPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Universal alignment of hydrogen levels in semiconductors, insulators and solutionsNature, 2003
- A new observation of enhanced bias temperature instability in thin gate oxide p-MOSFETsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A predictive reliability model for PMOS bias temperature degradationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Chemistry of Si-SiO2 interface trap annealingJournal of Applied Physics, 1988
- Si-SiO2 interface trap production by low-temperature thermal processingApplied Physics Letters, 1987