Device mismatch and tradeoffs in the design of analog circuits
Top Cited Papers
- 13 June 2005
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 40 (6) , 1212-1224
- https://doi.org/10.1109/jssc.2005.848021
Abstract
Random device mismatch plays an important role in the design of accurate analog circuits. Models for the matching of MOS and bipolar devices from open literature show that matching improves with increasing device area. As a result, accuracy requirements impose a minimal device area and this paper explores the impact of this constraint on the performance of general analog circuits. It results in a fixed bandwidth-accuracy-power tradeoff which is set by technology constants. This tradeoff is independent of bias point for bipolar circuits whereas for MOS circuits some bias point optimizations are possible. The performance limitations imposed by matching are compared to the limits imposed by thermal noise. For MOS circuits the power constraints due to matching are several orders of magnitude higher than for thermal noise. For the bipolar case the constraints due to noise and matching are of comparable order of magnitude. The impact of technology scaling on the conclusions of this work are briefly explored.Keywords
This publication has 44 references indexed in Scilit:
- Threshold voltage mismatch and intra-die leakage current in digital CMOS circuitsIEEE Journal of Solid-State Circuits, 2004
- Improvement of poly emitter n-p-n transistor matching in a 0.6 micron mixed signal technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Understanding MOSFET mismatch for analog designIEEE Journal of Solid-State Circuits, 2003
- Improving BiCMOS technologies using BJT parametric mismatch characterisationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Matching of MOS transistors with different layout stylesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Effects of metal coverage on MOSFET matchingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Characterization of systematic MOSFET current factor mismatch caused by metal CMP dummy structuresIEEE Transactions on Semiconductor Manufacturing, 2001
- Influence of die attachment on MOS transistor matchingIEEE Transactions on Semiconductor Manufacturing, 1997
- Characterization of subthreshold MOS mismatch in transistors for VLSI systemsAnalog Integrated Circuits and Signal Processing, 1994
- Measurement of MOS current mismatch in the weak inversion regionIEEE Journal of Solid-State Circuits, 1994