Detection of multiple input bridging and stuck-on faults in CMOS logic circuits using current monitoring

This publication has 11 references indexed in Scilit:

• Design of multioutput CMOS combinational logic circuits for robust testability
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
• Testable Realizations for FET Stuck-Open Faults in CMOS Combinational Logic Circuits
  IEEE Transactions on Computers, 1986
• Design of Testable CMOS Logic Circuits Under Arbitrary Delays
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
• Stuck-At Fault Tests in the Presence of Undetectable Bridging Faults
  IEEE Transactions on Computers, 1984
• Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their Testability
  IEEE Transactions on Computers, 1980
• Undetectability of Bridging Faults and Validity of Stuck-At Fault Test Sets
  IEEE Transactions on Computers, 1980
• Fault Modeling and Logic Simulation of CMOS and MOS Integrated Circuits
  Bell System Technical Journal, 1978
• Optimal Detection of Bridge Faults and Stuck-At Faults in Two-Level Logic
  IEEE Transactions on Computers, 1978
• Diagnosis of Short-Circuit Faults in Combinational Circuits
  IEEE Transactions on Computers, 1974
• Bridging and Stuck-At Faults
  IEEE Transactions on Computers, 1974