Power partition and emitter size optimization for bipolar ECL circuit
- 1 May 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 28 (5) , 548-552
- https://doi.org/10.1109/4.229401
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- Bipolar transistor scaling for minimum switching delay and energy dissipationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Bipolar device design for circuit performance optimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Size optimization for CMOS basic cells of VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- A submicrometer high-performance bipolar technologyIEEE Electron Device Letters, 1989
- Bipolar transistor design for optimized power-delay logic circuitsIEEE Journal of Solid-State Circuits, 1979