Bipolar device design for circuit performance optimization
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 37 references indexed in Scilit:
- 70 ps ECL gate Si bipolar technology using Borosenic-poly process with coupling-base implantPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Process HE: a highly advanced trench isolated bipolar technology for analogue and digital applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Thin base formation by double diffused polysilicon technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Accurate analytical delay expressions for ECL and CML circuits and their applications to optimizing high-speed bipolar circuitsIEEE Journal of Solid-State Circuits, 1990
- STRIPE-a high-speed VLSI bipolar technology featuring self-aligned single-poly base and submicron emitter contactsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- SHALLOW DOPING PROFILES FOR HIGH-SPEED BIPOLAR TRANSISTORSLe Journal de Physique Colloques, 1988
- FUTURE BIPOLAR DEVICE STRUCTURESLe Journal de Physique Colloques, 1988
- A propagation-delay expression and its application to the optimization of polysilicon emitter ECL processesIEEE Journal of Solid-State Circuits, 1988
- Process and device related scaling considerations for polysilicon emitter bipolar transistorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- Bipolar transistor design for optimized power-delay logic circuitsIEEE Journal of Solid-State Circuits, 1979