Anomalous Ti SALICIDE gate to source/drain shorts induced by dry Si etch during TiSi/sub 2/ local interconnect formation
- 1 August 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Electron Device Letters
- Vol. 15 (8) , 283-285
- https://doi.org/10.1109/55.296217
Abstract
A new failure mode was observed in a 0.5 /spl mu/m version of the silicided amorphous-silicon contact and interconnect (SAC) technology. Massive PMOS gate to source/drain shorts were found. The cause is attributed to formation of Ti during the Si etch. The fluorinated Ti surface fails to form adequate TiN diffusion barrier during subsequent rapid thermal annealing (RTA) in N/sub 2/ or NH/sub 3/ ambient. Si diffuses from the polycrystalline Si gate and/or the p-type source/drain onto the spacer, reacts with Ti and forms resistive leakage paths. A blanket low-dose, low-energy As implant prior to Ti deposition corrects this problem without adversely changing device characteristics.Keywords
This publication has 12 references indexed in Scilit:
- The feasibility of CoSi/sub 2/, TiW and TiW (N) as local interconnection in a self-aligned CoSi/sub 2/ technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A new salicide process (PASET) for sub-half micron CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Fabrication of Tungsten Local Interconnect for VLSI Bipolar TechnologyJournal of the Electrochemical Society, 1993
- A Low cost, microprocessor compatible, 18.4 um/sup 2/,6-t bulk cell technology for high speed SRAMSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- Stability of As and B doped Si with respect to overlaying CoSi2 and TiSi2 thin filmsJournal of Materials Research, 1989
- Titanium disilicide formation on heavily doped silicon substratesJournal of Applied Physics, 1987
- Titanium nitride local interconnect technology for VLSIIEEE Transactions on Electron Devices, 1987
- Growth of Selective Tungsten on Self‐Aligned Ti and PtNi Silicides by Low Pressure Chemical Vapor DepositionJournal of the Electrochemical Society, 1986
- Development of the self-aligned titanium silicide process for VLSI applicationsIEEE Transactions on Electron Devices, 1985
- Titanium disilicide self-aligned source/drain + gate technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982