Dynamic computational blocks for bit-level systolic arrays

This publication has 11 references indexed in Scilit:

• Woodchuck: a low-level synthesizer for dynamic pipelined DSP arithmetic logic blocks
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Analytical approach to sizing nFET chains
  Electronics Letters, 1992
• Dynamic asynchronous logic for high-speed CMOS systems
  IEEE Journal of Solid-State Circuits, 1992
• Circuit and architecture trade-offs for high-speed multiplication
  IEEE Journal of Solid-State Circuits, 1991
• High-speed CMOS circuit technique
  IEEE Journal of Solid-State Circuits, 1989
• High-speed signal processing using systolic arrays over finite rings
  IEEE Journal on Selected Areas in Communications, 1988
• Design procedures for differential cascode voltage switch circuits
  IEEE Journal of Solid-State Circuits, 1986
• Graph-Based Algorithms for Boolean Function Manipulation
  IEEE Transactions on Computers, 1986
• FFT scaling in Domino CMOS gates
  IEEE Journal of Solid-State Circuits, 1985
• The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers
  Journal of Applied Physics, 1948