A 12.5 Gb/s Si bipolar IC for PRBS generation and bit error detection up to 25 Gb/s
- 1 January 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 28 (12) , 1303-1309
- https://doi.org/10.1109/4.262003
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- Static silicon frequency divider for low power consumption (4 mW, 10 GHz) and high-speed (160 mW, 19 GHz)Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- 12.5 Gbit/s silicon bipolar 1:4-demultiplexer ICElectronics Letters, 1992
- 30 Gbit/s multiplexer and demultiplexer ICs in silicon bipolar technologyElectronics Letters, 1992
- A Si bipolar phase and frequency detector IC for clock extraction up to 8 Gb/sIEEE Journal of Solid-State Circuits, 1992
- Proposal for a versatile monolithic multi-Gbit/s m-sequence test systemElectronics Letters, 1990
- A high-speed bipolar technology featuring self-aligned single-poly base and submicrometer emitter contactsIEEE Electron Device Letters, 1990
- A compact physical large-signal model for high-speed bipolar transistors at high current densities—Part I: One-dimensional modelIEEE Transactions on Electron Devices, 1987
- Multigigabit/second silicon decision circuitPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- Series-parallel generation of m-sequencesRadio and Electronic Engineer, 1975