Optimization of one-bit full adders embedded in regular structures
- 1 October 1986
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Acoustics, Speech, and Signal Processing
- Vol. 34 (5) , 1289-1300
- https://doi.org/10.1109/tassp.1986.1164923
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- An Air Filter TissuePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Time-power-area tradeoffs for the nMOS VLSI full-adderPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A note on 'free accumulation' in VLSI filter architecturesIEEE Transactions on Circuits and Systems, 1985
- Switch-Level Delay Models for Digital MOS VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- Delay and Power Optimization in VLSI CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- Completely-pipelined architectures for digital signal processingIEEE Transactions on Acoustics, Speech, and Signal Processing, 1983
- VLSI Layout as ProgrammingACM Transactions on Programming Languages and Systems, 1983
- Timing Analysis for nMOS VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- A Two-Level Pipelined Systolic Array for ConvolutionsPublished by Springer Nature ,1981
- Digital Signal Processing Applications of Systolic AlgorithmsPublished by Springer Nature ,1981