Measurement And Modeling Of MOS Transistor Current Mismatch In Analog IC's
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10636757,p. 272-277
- https://doi.org/10.1109/iccad.1994.629779
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Top-down, constraint-driven design methodology based generation of n-bit interpolative current source D/A convertersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A behavioral representation for Nyquist rate A/D convertersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Statistical modeling of device mismatch for analog MOS integrated circuitsIEEE Journal of Solid-State Circuits, 1992
- On the relationship between topography and transistor matching in an analog CMOS technologyIEEE Transactions on Electron Devices, 1992
- Matching properties of MOS transistorsIEEE Journal of Solid-State Circuits, 1989
- Mismatch simulation for layout sensitive parameters of IC components and devicesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Characterisation and modeling of mismatch in MOS transistors for precision analog designIEEE Journal of Solid-State Circuits, 1986
- Random error effects in matched MOS capacitors and current sourcesIEEE Journal of Solid-State Circuits, 1984